Source Themes

PowerRush: A Linear Simulator for Power Grid
As the increasing size of power grids, IR drop analysis has become more computationally challenging both in runtime and memory …
PDF Cite
PowerRush: A Linear Simulator for Power Grid
Obstacle-avoiding and slew-constrained buffered clock tree synthesis for skew optimization
Buered clock tree synthesis (CTS) is increasingly critical as VLSI technology continually scales down. Many researches have been done …
PDF Cite
Obstacle-avoiding and slew-constrained buffered clock tree synthesis for skew optimization
Prototyping federated learning on edge computing systems
Click the Cite button above to demo the feature to enable visitors to import publication metadata into their reference management software.
PDF Cite
Prototyping federated learning on edge computing systems