Publications

Conference Paper

2022 - Now

Mingjun Li, Jianlei Yang, Yingjie Qi, Meng Dong, Yuhao Yang, Runze Liu, Weitao Pan, Bei Yu, Weisheng Zhao (2022). Eventor: An Efficient Event-Based Monocular Multi-View Stereo Accelerator on FPGA Platform. In DAC 2022.

2020 - 2021

Junyu Luo, Jianlei Yang, Xucheng Ye, Xin Guo, Weisheng Zhao (2021). FedSkel: Efficient Federated Learning on Heterogeneous Systems with Skeleton Gradients Update. In CIKM 2021.

Ao Zhou, Jianlei Yang, Yeqi Gao, Tong Qiao, Yingjie Qi, Xiaoyi Wang, Yunli Chen, Pengcheng Dai, Weisheng Zhao, Chunming Hu (2021). optimizing Memory Efficiency of Graph Neural Networks on Edge Computing Platforms. In RTAS 2021.

PDF Cite Code Video

Xucheng Ye, Pengcheng Dai, Junyu Luo, Xin Guo, Yingjie Qi, Jianlei Yang, Yiran Chen (2020). Accelerating CNN Training by Pruning Activation Gradients. In ECCV 2020.

Chao Wang, Zhaohao Wang, Yansong Xu, Jianlei Yang, Youguang Zhang (2020). Computing-in-Memory Architecture Based on Field-Free SOT-MRAM with Self-Reference Method. In ISCAS 2020.

Jianlei Yang, Xiaopeng Gao, Weisheng Zhao (2020). Towards Systems Education for Artificial Intelligence: A Course Practice in Intelligent Computing Architectures. In GLSVLSI 2020.

Ang Li, Yixiao Duan, Huanrui Yang, Yiran Chen, Jianlei Yang (2020). TIPRDC: Task-Independent Privacy-Respecting Data Crowdsourcing Framework with Anonymized Intermediate Representations. In KDD 2020.

Xueyan Wang, Jianlei Yang, Yinglin Zhao, Yingjie Qi, Meichen Liu, Xingzhou Cheng, Xiaotao Jia, Xiaoming Chen, Gang Qu and Weisheng Zhao (2020). TCIM: Triangle Counting Acceleration With Processing-In-MRAM Architecture. In DAC 2020.

Pengcheng Dai, Jianlei Yang, Xucheng Ye, Xingzhou Cheng, Junyu Luo, Linghao Song, Yiran Chen and Weisheng Zhao (2020). SparseTrain: Exploiting Dataflow Sparsity for Efficient Convolutional Neural Networks Training. In DAC 2020.

2018 - 2019

Yinglin Zhao, Jianlei Yang, Xiaotao Jia, Xueyan Wang, Zhaohao Wang, Wang Kang, Youguang Zhang, Weisheng Zhao (2019). Exploiting Near-Memory Processing Architectures for Bayesian Neural Networks Acceleration. In ISVLSI 2019.

Runze Liu, Jianlei Yang, Yiran Chen, Weisheng Zhao (2019). eSLAM: An Energy-Efficient Accelerator for Real-Time ORB-SLAM on FPGA Platform. In DAC 2019.

Biao Pan, Wang Kang, Xing Chen, Jinyu Bai, Jianlei Yang, Youguang Zhang, Weisheng Zhao (2019). SR-WTA: Skyrmion Racing Winner-Takes-All Module for Spiking Neural Computing. In ISCAS 2019.

Biao Pan, Wang Kang, Xing Chen, Jinyu Bai, Jianlei Yang, Sai Li, Youguang Zhang, Weisheng Zhao (2019). Magnetic Skyrmion-Based Neural Recording System Design for Brain Machine Interface. In ISCAS 2019.

Wenzhi Fu, Jianlei Yang, Pengcheng Dai, Yiran Chen, Weisheng Zhao (2018). A Scalable Pipelined Dataflow Accelerator for Object Region Proposals on FPGA Platform. In FPT 2018.

Xiaotao Jia, Jianlei Yang, Zhaohao Wang, Yiran Chen, Hai (Helen) Li, Weisheng Zhao (2018). Spintronics based Stochastic Computing for Efficient Bayesian Inference System. In ASD-DAC 2018.

2016 - 2017

Bi Wu, Yuanqing Cheng, Pengcheng Dai, Jianlei Yang, Youguang Zhang, Dijun Liu, Ying Wang, Weisheng Zhao (2017). Thermosiphon: A Thermal Aware NUCA Architecture for Write Energy Reduction of the STT-MRAM based LLCs. In ICCAD 2017.

Chenguang Wang, Ming Yan, Yici Cai, Qiang Zhou, Jianlei Yang (2017). Power Profile Equalizer: A Lightweight Countermeasure against Side-channel Attack. In ICCD 2017.

Jinglan Liu, Yukun Ding, Jianlei Yang, Ulf Schlichtmann, Yiyu Shi (2017). Generative adversarial network based scalable on-chip noise sensor placement. In SoCC 2017.

Zhiyao Gong, Keni Qiu, Weiwen Chen, Yuanhui Ni, Yuanchao Xu, Jianlei Yang (2017). Pipeline Optimizations of Architecting STT-RAM as Registers in Rad-Hard Environment. In ICESS 2017(Best Paper Award).

Linuo Xue, Yuanqing Cheng, Jianlei Yang, Peiyuan Wang, Yuan Xie (2016). ODESY: a novel 3T-3MTJ cell design with optimized area DEnsity, scalability and latencY. In ICCAD 2016.

You Wang, Hao Cai, Lirida A B Naviner, Jacques-Olivier Klein, Jianlei Yang, Weisheng Zhao (2016). A novel circuit design of true random number generator using magnetic tunnel junction. In NANOARCH 2016.

Chenchen Liu, Qing Yang, Bonan Yan, Jianlei Yang, Xiaocong Du, Weijie Zhu, Hao Jiang, Qing Wu, Mark Barnell, Hai Li (2016). A Memristor Crossbar Based Computing Engine Optimized for High Speed and Accuracy. In ISVLSI 2016.

Xueyan Wang, Xiaotao Jia, Qiang Zhou, Yici Cai, Jianlei Yang, Mingze Gao, Gang Qu (2016). Secure and Low-Overhead Circuit Obfuscation Technique with Multiplexers. In GLSVLSI 2016.

2015 & Before

Zheng Li, Chenchen Liu, Yandan Wang, Bonan Yan, Chaofei Yang, Jianlei Yang, Hai Li (2015). An overview on memristor crossabr based neuromorphic circuit and architecture. In VLSI-SoC 2015.

Bonan Yan, Zheng Li, Yaojun Zhang, Jianlei Yang, Hai Li, Weisheng Zhao, Pierre Chor-Fung Chia (2015). A High-Speed Robust NVM-TCAM Design Using Body Bias Feedback. In GLSVLSI 2015(Best Paper Nomination).

Jianlei Yang, Liwei Ma, Kang Zhao, Yici Cai, Tin-Fook Ngai (2015). Early Stage Real-Time SoC Power Estimation Using RTL Instrumentation. In ASP-DAC 2015.

Jianlei Yang, Chenguang Wang, Yici Cai, Qiang Zhou (2014). Power Supply Noise Aware Evaluation Framework for Side Channel Attacks and Countermeasures. In FPT 2014(Invited Paper by Special Session of Hardware Security).

Wei Zhao, Yici Cai, Jianlei Yang (2014). Fast Vectorless Power Grid Verification using Maximum Voltage Drop Location Estimation. In ASP-DAC 2014.

Jianlei Yang, Yici Cai, Qiang Zhou, Wei Zhao (2013). Selected Inversion for Vectorless Power Grid Verification by Exploiting Locality. In ICCD 2013(Best Paper Award).

Wei Zhao, Yici Cai, Jianlei Yang (2013). A Multilevel H-matrix-based Approximate Matrix Inversion Algorithm for Vectorless Power Grid Verification. In ASP-DAC 2013.

Jianlei Yang, Zuowei Li, Yici Cai, Qiang Zhou (2012). PowerRush: Efficient Transient Simulation for Power Grid Analysis. In ICCAD 2012(Invited Paper by Special Session of Power grid simulation and verification for billion-transistor VLSI designs).

Jianlei Yang, Zuowei Li, Yici Cai, Qiang Zhou (2011). PowerRush: A Linear Simulator for Power Grid. In ICCAD 2011(Invited Paper by Special Session of 2011 TAU Power Grid Contest).

Jianlei Yang, Yici Cai, Qiang Zhou, Jin Shi (2011). Fast Poisson Solver Preconditioned Method for Robust Power Grid Analysis. In ICCAD 2011.

Feifei Niu, Qiang Zhou, Hailong Yao, Yici Cai, Jianlei Yang, Chin-Ngai Sze (2011). Obstacle-avoiding and slew-constrained buffered clock tree synthesis for skew optimization. In GLSVLSI 2011.

Journal article

2022 - Now

Zhengyi Hou, Zhaohao Wang, Chao Wang, Min Wang, You Wang, Xueyan Wang, Cenlin Duan, Jianlei Yang (2022). Reconfigurable and Dynamically Transformable In-Cache-MPUF System With True Randomness Based on the SOT-MRAM. In IEEE Transactions on Circuits and Systems-I: Regular Papers(TCAS-I) 2022.

Yinglin Zhao, Jianlei Yang, Bing Li, Xingzhou Cheng, Xucheng Ye, Xueyan Wang, Xiaotao Jia, Zhaohao Wang, Youguang Zhang, Weisheng Zhao (2022). NAND-SPIN-Based Processing-in-MRAM Architecture for Convolutional Neural Network Acceleration. In SCIS 2022.

Xuhang Chen, Xueyan Wang, Xiaotao Jia, Jianlei Yang, Gang Qu, Weisheng Zhao (2022). Accelerating Graph Connected Component Computation with Emerging Processing-In-Memory Architecture. In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems(TCAD) 2022.

2020 - 2021

Xueyan Wang, Jianlei Yang, Yinglin Zhao, Xiaotao Jia, Rong Yin, Xuhang Chen, Gang Qu, Weisheng Zhao (2021). Triangle Counting Accelerations: From Algorithm to In-Memory Computing Architecture. In IEEE Transactions on Computers (TC) 2021.

Jianlei Yang, Wenzhi Fu, Xingzhou Cheng, Xucheng Ye, Pengcheng Dai, Weisheng Zhao (2021). S2Engine: A Novel Systolic Architecture for Sparse Convolutional Neural Networks. In accepted by IEEE Transactions on Computers(TC) 2021.

Xueyan Wang, Jianlei Yang, Yinglin Zhao, Xiaotao Jia, Gang Qu, Weisheng Zhao (2020). Hardware Security in Spin-Based Computing-In-Memory: Analysis, Exploits, and Mitigation Techniques. In ACM Journal on Emerging Technologies in Computing Systems (JETC) 2020.

Yu Pan, Xiaotao Jia, Zhen Cheng, Peng Ouyang, Xueyan Wang, Jianlei Yang, Weisheng Zhao (2020). An STT-MRAM based reconfigurable computing-in-memory architecture for general purpose computing. In CCF Transactions on High Performance Computing(CCF HPC) 2020.

Xiaoyi Wang, Shaobin Ma, Sheldon X.-D (2020). Fast Physics-based Electromigration Analysis for Full-chip Networks by Efficient Eigenfunction-based Solution. In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems(TCAD) 2020.

Xiaotao Jia, Jianlei Yang, Runze Liu, Xueyan Wang, Sorin Dan Cotofana, Weisheng Zhao (2020). Efficient Computation Reduction in Bayesian Neural Networks Through Feature Decomposition and Memorization. In IEEE Transactions on Neural Networks and Learning Systems (TNNLS) 2021.

2018 - 2019

Bi Wu, Pengcheng Dai, Zhaohao Wang, Chao Wang, Ying Wang, Jianlei Yang, Yuanqing Cheng, Dijun Liu, Youguang Zhang, Weisheng Zhao (2019). Bulkyflip: A NAND-SPIN-Based Last-Level Cache With Bandwidth-Oriented Write Management Policy. In IEEE Transactions on Circuits and Systems-I: Regular Papers(TCAS-I) 2019.

Zhiyao Gong, Keni Qiu, Weiwen Chen, Yuanhui Ni, Yuanchao Xu, Jianlei Yang (2019). Redesigning Pipeline When Architecting STT-RAM as Registers in Rad-Hard Environment. In Sustainable Computing: Informatics and Systems(SUSCOM) 2019.

Biao Pan, Deming Zhang, Xueying Zhang, Haotian Wang, Jinyu Bai, Jianlei Yang, Youguang Zhang, Wang Kang, Weisheng Zhao (2019). Skyrmion-Induced Memristive Magnetic Tunnel Junction for Ternary Neural Network. In IEEE Journal of Electron Devices Society (JED) 2019.

Xiaotao Jia, Jianlei Yang, Pengcheng Dai, Runze Liu, Yiran Chen, Weisheng Zhao (2019). SPINBIS: Spintronics based Bayesian Inference System with Stochastic Computing. In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD) 2019.

Bi Wu, Pengcheng Dai, Yuanqing Cheng, Ying Wang, Jianlei Yang, Zhaohao Wang, Dijun Liu, Weisheng Zhao (2019). A Novel High Performance and Energy Efficient NUCA Architecture for STT-MRAM LLCs with Thermal Consideration. In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems(TCAD) 2019.

Yinglin Zhao, Jianlei Yang, Weisheng Zhao, Aida Todri-Sanial, Yuanqing Cheng (2018). Power Supply Noise Aware Task Scheduling on Homogeneous 3D MPSoCs Considering the Thermal Constraint. In Journal of Computer Science and Technology(JCST) 2018.

Xiaoyang Lin, Zhizhong Si, Wenzhi Fu, Jianlei Yang, Side Guo, Yuan Cao, Jin Zhang, Xinhe Wang, Peng Liu, Kaili Jiang, and Weisheng Zhao (2018). Intelligent identification of two-dimensional nanostructures by machine-learning optical microscopy. In (Nano Research) 2018.

Zhaohao Wang, Bi Wu, Zuwei Li, Xiaoyang Lin, Jianlei Yang, Youguang Zhang, Weisheng Zhao (2018). Evaluation of Ultrahigh-Speed Magnetic Memories Using Field-Free Spin-Orbit Torque. In IEEE Transactions on Magnetics(TMAG) 2018.

Yu Zhang, Wenlong Cai, Wang Kang, Jianlei Yang, Erya Deng, You-Guang Zhang, Weisheng Zhao, Dafine Ravelosona (2018). Demonstration of Multi-State Memory Device Combining Resistive and Magnetic Switching Behaviors. In IEEE Electron Device Letters(EDL) 2018.

Jianlei Yang, Xueyan Wang, Qiang Zhou, Zhaohao Wang, Hai Li, Yiran Chen, Weisheng Zhao (2018). Exploiting Spin-Orbit Torque Devices as Reconfigurable Logic for Circuit Obfuscation. In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD) 2019.

Yu Zhang, Xiaoyang Lin, Jean‐Paul Adam, Guillaume Agnus, Wang Kang, Wenlong Cai, Jean‐Rene Coudevylle, Nathalie Isac, Jianlei Yang, Huaiwen Yang, Kaihua Cao, Hushan Cui, Deming Zhang, Youguang Zhang, Chao Zhao, Weisheng Zhao, Dafine Ravelosona (2018). Heterogeneous Memristive Devices Enabled by Magnetic Tunnel Junction Nanopillars Surrounded by Resistive Silicon Switches. In Advanced Electronic Materials (AEM) 2018.

2016 - 2017

Lin Feng, Shuzhang Liang, Xiangcong Zhou, Jianlei Yang, Yonggang Jiang, Deyuan Zhang, Fumihito Arai (2017). On-chip microfluid induced by oscillation of microrobot for noncontact cell transportation. In Applied Physics Letters(APL) 2017.

Bi Wu, Yuanqing Cheng, Jianlei Yang, Aida Todri-Sanial, Weisheng Zhao (2016). Temperature Impact Analysis and Access Reliability Enhancement for 1T1MTJ STT-RAM. In IEEE Transactions on Reliability (TR) 2016.

Jianlei Yang, Zhenyu Sun, Xiaobin Wang, Yiran Chen, Hai Li (2016). Spintronic Memristor as Interface Between DNA and Solid State Devices. In IEEE Journal on Emerging and Selected Topics in Circuits and Systems (JETCAS) 2016.

Yuanqing Cheng, Aida Todri-Sanial, Jianlei Yang, Weisheng Zhao (2016). Alleviating Through-Silicon-Via Electromigration for 3-D Integrated Circuits Taking Advantage of Self-Healing Effect. In IEEE Transactions on Very Large Scale Integration (VLSI) Systems (TVLSI) 2016.

2015 & Before

Jianlei Yang, Peiyuan Wang, Yaojun Zhang, Yuanqing Cheng, Weisheng Zhao, Yiran Chen, Hai (Helen) Li (2015). Radiation-Induced Soft Error Analysis of STT-MRAM: A Device to Circuit Approach. In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD) 2016.

Jianlei Yang, Yici Cai, Qiang Zhou, Wei Zhao (2014). A Selected Inversion Approach for Locality Driven Vectorless Power Grid Verification. In IEEE Transactions on Very Large Scale Integration (VLSI) Systems(TVLSI) 2015.

Jianlei Yang, Zuowei Li, Yici Cai, Qiang Zhou (2013). PowerRush: An Efficient Simulator for Static Power Grid Analysis. In IEEE Transactions on Very Large Scale Integration (VLSI) Systems (TVLSI) 2014.

Jianlei Yang, Yici Cai, Qiang Zhou, Jin Shi (2013). Friendly Fast Poisson Solver Preconditioning Technique for Power Grid Analysis. In IEEE Transactions on Very Large Scale Integration (VLSI) Systems (TVLSI) 2014.