

Demonstration of Multi-State Memory Device Combining Resistive and Magnetic Switching Behaviors

Yu Zhang, Wenlong Cai, Wang Kang[✉], Member, IEEE, Jianlei Yang, Member, IEEE, Erya Deng, You-Guang Zhang, Weisheng Zhao[✉], Senior Member, IEEE, and Dafine Ravelosona

Abstract—Resistively enhanced magnetic tunnel junction (Re-MTJ) nonvolatile memory devices with a heterogeneous structure of an MTJ surrounded by resistive filaments were investigated for the first time for multi-level cell memory applications. By independent control of the MTJ and the conductive filaments, multi-state resistances can be obtained since both resistive and magnetic switching can be accomplished in a single element. Compared with the conventional MTJs, the Re-MTJ devices have more resistance states without increasing the dimension. The advanced logic-in-memory applications can also be enabled by using conductive filaments and MTJs for logic and storage, respectively. A direct proof of concept was demonstrated by the experimental realization of memory encryption function using Re-MTJ devices with transparent feature.

Index Terms—Magnetic tunnel junction (MTJ), multi-level cell, logic-in-memory, nonvolatile memory, spintronics.

I. INTRODUCTION

THE Moore's law is approaching the physical limit due to the increasing leakage current for the past decades. The emerging nonvolatile memories (NVMs) have the prospective for the extension of Moore's law with low power consumption, excellent scalability, fast access speed and high endurance. In particular, the NVMs with multi-state resistance behavior have attracted extensive attention for its potential in brain-inspired computing and advanced logic-in-memories. For example, multi-state NVMs have been used to construct the memristive logic computation [1], [2] and neuromorphic

Manuscript received March 15, 2018; accepted March 27, 2018. Date of publication April 2, 2018; date of current version April 24, 2018. This work was supported in part by the National Natural Science Foundation of China under Grant 61501013, Grant 61571023, and Grant 61602022, and in part by the International Collaboration Project under Grant B16001. The review of this letter was arranged by Editor A. Ortiz-Conde. (*Yu Zhang, Wenlong Cai, and Wang Kang contributed equally to this work.*) (*Corresponding author: Weisheng Zhao.*)

Y. Zhang is with the BDBC, School of Electrical and Information Engineering, Fert Beijing Research Institute, Beihang University, Beijing 100191, China, and also with the Centre de Nanosciences et de Nanotechnologies, University of Paris-Sud, CNRS, 91405 Orsay, France (e-mail: weisheng.zhao@buaa.edu.cn).

W. Cai, W. Kang, J. Yang, E. Deng, Y.-G. Zhang, and W. Zhao are with the BDBC, School of Electrical and Information Engineering, School of Computer Science and Engineering, Fert Beijing Research Institute, Beihang University, Beijing 100191, China.

D. Ravelosona is with the Centre de Nanosciences et de Nanotechnologies, University of Paris-Sud, CNRS, 91405 Orsay, France.

Color versions of one or more of the figures in this letter are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/LED.2018.2821662

networks [3]–[5], which offer an opportunity to circumvent the “von Neumann bottleneck” in modern computer architecture.

Researchers have proposed some prospective ideas, such as spintronics memristor [6] and domain wall based MRAM devices [7], [8], which can be used to obtain multi-state resistances. In addition, several emerging NVM technologies, including resistive random access memory (RRAM) [3], magnetic random access memory (MRAM) [9], phase change memory (PCM) [2] and ferroelectric memory (FeRAM) [5], have attracted much attention from both industry and academia. Among those NVMs, RRAM and MRAM are two promising candidates with excellent endurance and scalability characteristics for realizing the multi-level cell [10]–[12]. For RRAM device with a metal-insulator-metal (MIM) structure, the resistance can be switched between low-resistance state (LRS) and high-resistance state (HRS) by configuring the conductive filaments with different bias voltages [13]. The stochastic nature related to the filament configuration leads to multi-state resistances; however, it suffers from relatively low access speed [2], [9]. Regarding an MRAM device, e.g., magnetic tunnel junction (MTJ), it consists of an oxide tunneling barrier between two ferromagnetic layers and the device resistance can be switched by changing the relative magnetizations (either parallel, P, or antiparallel, AP) of the ferromagnetic layers via a magnetic field or a current [14]–[16]. The multi-state resistance behavior can be also achieved by either using the intrinsic stochastics of magnetic switching or using vertical stacked MTJs. However, both methods are challenged by a relative low tunnel magnetoresistance (TMR) ratio.

In this letter, we have investigated a resistively enhanced magnetic tunnel junction (Re-MTJ) device that can be used to construct the multi-level cell. The independently-controlled resistive switching and magnetic switching as well as the multi-state resistance behavior were presented in the transport measurements. The state transition diagrams of Re-MTJ device under a combination of a voltage and in-plane magnetic fields were discussed. A proof-of-concept demonstration of NVM encryption was experimentally realized using the fabricated Re-MTJ devices with transparent feature.

II. EXPERIMENTS

The magnetic films consisting of substrate/Ta(5nm)/Ru(15nm)/Ta(5nm)/Ru(15nm)/Ta(5nm)/Ru(5nm)/PtMn(20nm)/CoFeB(1.5nm)/CoFe(2nm)/Ru(0.85nm)/CoFeB(1.5nm)/CoFe




Fig. 1. (a) Cross-sectional HRTEM image and the corresponding device model of Re-MTJ. The Re-MTJ has a device structure of an MTJ in parallel connection with an MIM. The blue balls represent the conductive filaments; (b)-(d) Transport measurements show both the resistive switching as (b) and magnetic switching as (c) and (d); (e) AC-impedance spectroscopy of the device at 20 mV.

(1.5nm)/MgO(0.8nm)/CoFe(1.5nm)/CoFeB(1.5nm)/Ru(2nm)/Ta(5nm)/Ru(10nm) were sputtered onto SiO₂-coated Si wafers and annealed under an in-plane magnetic field. The MTJ multilayers were patterned into ellipse-shaped nanopillars with a dimension of 80 × 200 nm². The nanopillars were then encapsulated by a SiO_x-based polymer in a low temperature curing process below 300 °C. More details for the device fabrication can be found in our earlier work [17].

The electrical measurements were performed using a Keithley-4200 CVU semiconductor analyzer, which is capable of carrying out both direct current (DC) transport and alternating current (AC) impedance measurements in a frequency range of 10³ Hz to 10⁷ Hz. Here, a two-probe geometry is utilized for all the measurements at room temperature. The bias voltages with the duration of 200 ms were applied to the top electrode of the device, while the bottom electrode was grounded. An in-plane magnetic field with a precision below 1 × 10⁻³ Oe was utilized during the measurements.

III. RESULTS AND DISCUSSION

The proposed Re-MTJ device has a heterogeneous structure with a parallel connection of an MIM (conductive filaments) and an MTJ, as shown in the Fig. 1(a). The electrons can either pass the MgO barrier of MTJ by tunneling, or go through the conductive filaments via hopping. The conductive filaments are located at the edge of MTJ nanopillar in SiO_x matrix and have been directly observed in previous studies [17]–[19]. Those conductive filaments favor either an electrochemical reduction process of SiO_x → Si (i.e., set process) under a positive voltage or an inverse Joule-heating assisted process of Si → SiO_x (i.e., reset process) under a negative voltage [20], [21].

Different types of multi-state resistance behavior in Re-MTJ can be observed from the switching process. The resistive and magnetic switching of Re-MTJ device are presented in transport measurements in Fig. 1(b), 1(c) and 1(d). In the

resistive switching, a set (reset) voltage of about +0.7 V (−0.8 V) can switch the MIM into LRS (HRS). Meanwhile, a magnetic switching of the MTJ between AP and P state occurs under voltages lower than ±0.5 V. By applying appropriate magnetic fields and voltages, two switching mechanisms can be independently controlled in Re-MTJ devices. Fig. 1(b) shows four resistive switching loops with different HRS and LRS resistances. Here, in order to eliminate the influence of magnetic effects, a large external magnetic field (much larger than the coercivity of the free layer of MTJ) was applied to pin the state of MTJ. Similar to filamentary-based oxide RRAM devices, the Re-MTJ can present one type of multi-state resistance behavior due to the different configuration of the filaments. The magnetic switching with spin transfer torque (STT) effect can occur randomly for both P to AP and AP to P process, as shown in Fig. 1(c) and 1(d), respectively. In order to avoid the influence of resistive behavior, the voltages were well controlled below the threshold of the resistive switching. The in-plane magnetic fields (lower than the coercivity of the free layer) are used to reduce the critical currents and are not indispensable for STT switching in practical [10]. A TMR ratio of ∼ 20% together with an ON/OFF ratio of bipolar resistive switching up to 100 can be obtained from the measurements and the compact model simulation of Re-MTJ [17].

Interestingly, by a combination of resistive and magnetic switching, another type of multi-state resistance behavior can be obtained beyond the stochastic feature of conductive filaments. In details, for MTJs in both AP and P states, more resistance states can be accomplished with different configurations of conductive filaments. Since the filaments are only existed in a region of 5–10 nm around MTJ nanopillar [17], the Re-MTJ devices can provide more resistance states and better stochastic behavior without extra expense on the area of device compared to conventional MTJs. In addition, regarding the capacitor-like structure of resistive component, Fig. 1(e) shows the AC-impedance spectroscopy of the Re-MTJ device. The phase degree as a function of frequency maintains a relative small range from 0° to 2.5° with the frequency up to 10⁶ Hz, which indicates a good stability of Re-MTJ device for potential applications in logic/computation [22]. We note that the deterioration of stability in higher frequency may be explained by the parasitic capacitance; which is probably formed on the edges of nanopillar during the etching process. However, it barely shows the influence on a good nonvolatility of Re-MTJ device [17].

The independent control of resistive switching and magnetic switching enables the Re-MTJ as a logic-in-memory device. Fig. 2(a) and 2(b) present the state transition diagrams of Re-MTJ device under a combination of a voltage and in-plane magnetic fields. Here, the purpose of utilizing a magnetic field is to clearly differentiate between the resistive and magnetic switching process. Regardless of stochastic behaviors, four different resistance states can be achieved as outputs, while the voltage and magnetic field can be used as two corresponding inputs. The results of logic computing can be stored in a combination of MTJ states (e.g. P or AP) and filaments configuration (e.g. HRS or LRS).




Fig. 2. The state transition diagrams of Re-MTJ device under a combination of voltage and magnetic field. (a) Four resistance states with a combination of configuration of conductive filaments (HRS or LRS) and MTJ (AP or P); (b) Three resistance states for ignoring MTJ states when the conductive filaments are on (LRS). (c) Writing and (d) reading operation of Re-MTJ device for the application as encryption memory.

Furthermore, due to the parallel connection of MTJ and MIM, the difference of resistances between LRS+AP and LRS+P are lower than the counterpart between HRS+AP and HRS+P. By setting the appropriate judgments for peripheral sensing circuit, we can combine these two states (LRS+AP and LRS+P) together and treat Re-MTJ as a three-state device for simplicity. As shown in Fig. 2(b), when the MIM is in LRS, the conductive filaments are on and the small difference of resistances between AP and P states will be ignored by read circuit. Then the Re-MTJ is defined to be in the “transparent” mode, for the fact that the MTJ seems not existent. When the MIM is in HRS, the conductive filaments are off and the difference of resistances between AP and P states is large enough to be detected by read circuit. Then we can define that the Re-MTJ is in the “opaque” mode. In this context, the logic function, as a selector of whether the MTJ is readable or not, is accomplished by controlling the configuration of conductive filaments while the information is stored in MTJ.

This so-called transparent feature makes Re-MTJ an ideal device for realizing the function of NVM encryption. It’s of great importance for NVM encryption since the information will be kept after powered off, which enables an attacker to extract the sensitive information from the memory with physical access to the system [23], [24]. The schematics of write and read circuits are presented in Fig. 2(c) and 2(d), respectively. As shown in Fig. 2(c), after storing the information into MTJ, a positive voltage pulse will be applied to Re-MTJ device and then, the MIM will be set as LRS. In this situation, the information is encrypted and cannot be read out. Therefore, a decryption process will be needed before the next reading operation. To retrieve the information, a negative pulse will be applied to Re-MTJ device and the MIM will be reset as HRS, as presented in Fig. 2(d). Then the MTJ will become readable and the information is decrypted. After the reading




Fig. 3. Experimental demonstration of the functional behavior for memory encryption enabled by Re-MTJ device with transparent feature.

operation, the information will be encrypted again for data security.

A proof-of-concept of NVM encryption using Re-MTJ devices with transparent feature was experimentally demonstrated at room temperature. As shown in Fig. 3, the data is stored in MTJ by the magnetic field assisted STT effect, and the conductive filaments controlled by voltages provide a mechanism for data encryption. A -0.9 V voltage pulse resets the MIM to HRS and then the magnetic switching (AP/P) of the MTJ is readable with a resistance difference of $\sim 100\Omega$ between two states (i.e., HRS+AP and HRS+P). Otherwise, a $+0.9$ V voltage pulse sets the MIM to LRS and then the magnetic switching (AP/P) of the MTJ become transparent with the resistance difference of only $\sim 30\Omega$ between two states (i.e., LRS+AP and LRS+P). We note that the resistance difference between HRS+AP and HRS+P can be further improved by the optimization of the device structure and materials, e.g. utilizing a double MgO-based MTJ with tungsten (W) capping layers [25].

IV. CONCLUSION

In this work, we discussed a resistively enhanced MTJ (Re-MTJ) device which can be used for constructing the multi-level cell. The fabricated Re-MTJ devices displayed stable multi-states due to a combination of magnetic and resistive switching in a single element. Besides the storage function as NVM, those two independently-controlled switching mechanisms enable the Re-MTJs as logic-in-memory devices. A proof-of-concept of memory encryption was experimentally demonstrated using Re-MTJ device with transparent feature. Therefore, the Re-MTJ devices has promising applications in brain-inspired computing and advanced logic-in-memories.

REFERENCES

- [1] J. J. Yang, D. B. Strukov, and D. R. Stewart, "Memristive devices for computing," *Nature Nanotechnol.*, vol. 8, no. 1, pp. 13–24, Jan. 2013, doi: [10.1038/nnano.2012.240](https://doi.org/10.1038/nnano.2012.240).
- [2] H.-S. P. Wong and S. Salahuddin, "Memory leads the way to better computing," *Nature Nanotechnol.*, vol. 10, no. 3, pp. 191–194, Mar. 2015, doi: [10.1038/nnano.2015.29](https://doi.org/10.1038/nnano.2015.29).
- [3] M. Preziosi, F. Merrikh-Bayat, B. D. Hoskins, G. C. Adam, K. K. Likharev, and D. B. Strukov, "Training and operation of an integrated neuromorphic network based on metal-oxide memristors," *Nature*, vol. 521, no. 7550, pp. 61–64, May 2015, doi: [10.1038/nature14441](https://doi.org/10.1038/nature14441).
- [4] J. Grollier, D. Querlioz, and M. D. Stiles, "Spintronic nanodevices for bioinspired computing," *Proc. IEEE*, vol. 104, no. 10, pp. 2024–2039, Oct. 2016, doi: [10.1109/JPROC.2016.2597152](https://doi.org/10.1109/JPROC.2016.2597152).
- [5] S. Oh, T. Kim, M. Kwak, J. Song, J. Woo, S. Jeon, I. K. Yoo, and H. Hwang, "HfZrO_x-based ferroelectric synapse device with 32 levels of conductance states for neuromorphic applications," *IEEE Electron Device Lett.*, vol. 38, no. 6, pp. 732–735, Jun. 2017, doi: [10.1109/LED.2017.2698083](https://doi.org/10.1109/LED.2017.2698083).
- [6] X. Wang, Y. Chen, H. Xi, H. Li, and D. Dimitrov, "Spintronic memristor through spin-torque-induced magnetization motion," *IEEE Electron Device Lett.*, vol. 30, no. 3, pp. 294–297, Mar. 2009, doi: [10.1109/LED.2008.2012270](https://doi.org/10.1109/LED.2008.2012270).
- [7] A. Sengupta, Y. Shim, and K. Roy, "Proposal for an all-spin artificial neural network: Emulating neural and synaptic functionalities through domain wall motion in ferromagnets," *IEEE Trans. Biomed. Circuits Syst.*, vol. 10, no. 6, pp. 1152–1160, Dec. 2016, doi: [10.1109/TBCAS.2016.2525823](https://doi.org/10.1109/TBCAS.2016.2525823).
- [8] S. Lequeux, J. Sampaio, V. Cros, K. Yakushiji, A. Fukushima, R. Matsumoto, H. Kubota, S. Yuasa, and J. Grollier, "A magnetic synapse: Multilevel spin-torque memristor with perpendicular anisotropy," *Sci. Rep.*, vol. 6, Aug. 2016, Art. no. 31510, doi: [10.1038/srep31510](https://doi.org/10.1038/srep31510).
- [9] A. D. Kent and D. C. Worledge, "A new spin on magnetic memories," *Nature Nanotechnol.*, vol. 10, pp. 187–191, Mar. 2015, doi: [10.1038/nnano.2015.24](https://doi.org/10.1038/nnano.2015.24).
- [10] R. Sbiaa, R. Law, S. Y. H. Lua, E. L. Tan, T. Tahmasebi, C. C. Wang, and S. N. Piramanayagam, "Spin transfer torque switching for multi-bit per cell magnetic memory with perpendicular anisotropy," *Appl. Phys. Lett.*, vol. 99, no. 9, p. 092506, Aug. 2011, doi: [10.1063/1.3632075](https://doi.org/10.1063/1.3632075).
- [11] Y.-H. Lin, M.-H. Lee, J.-Y. Wu, Y.-Y. Lin, F.-M. Lee, D.-Y. Lee, K.-H. Chiang, E.-K. Lai, T.-Y. Tseng, and C.-Y. Lu, "A novel varying-bias read scheme for MLC and wide temperature range TMO ReRAM," *IEEE Electron Device Lett.*, vol. 37, no. 11, pp. 1426–1429, Nov. 2016, doi: [10.1109/LED.2016.2606515](https://doi.org/10.1109/LED.2016.2606515).
- [12] A. Prakash, J. Park, J. Song, J. Woo, E.-J. Cha, and H. Hwang, "Demonstration of low power 3-bit multilevel cell characteristics in a TaO_x-based RRAM by stack engineering," *IEEE Electron Device Lett.*, vol. 36, no. 1, pp. 32–34, Jan. 2015, doi: [10.1109/LED.2014.2375200](https://doi.org/10.1109/LED.2014.2375200).
- [13] Y. Hou, U. Celano, L. Goux, L. Liu, A. Fantini, R. Degraeve, A. Youssef, Z. Xu, Y. Cheng, J. Kang, M. Jurczak, and W. Vandervorst, "Sub-10 nm low current resistive switching behavior in hafnium oxide stack," *Appl. Phys. Lett.*, vol. 108, no. 12, p. 123106, Mar. 2016, doi: [10.1063/1.4944841](https://doi.org/10.1063/1.4944841).
- [14] S. Peng, W. Zhao, J. Qiao, L. Su, J. Zhou, H. Yang, Q. Zhang, Y. Zhang, C. Grezes, P. K. Amiri, and K. L. Wang, "Giant interfacial perpendicular magnetic anisotropy in MgO/CoFe/capping layer structures," *Appl. Phys. Lett.*, vol. 110, no. 7, p. 072403, Feb. 2017, doi: [10.1063/1.4976517](https://doi.org/10.1063/1.4976517).
- [15] W. Kang, L. Zhang, J.-O. Klein, Y. Zhang, D. Ravelosona, and W. Zhao, "Reconfigurable codesign of STT-MRAM under process variations in deeply scaled technology," *IEEE Trans. Electron Devices*, vol. 62, no. 6, pp. 1769–1777, Jun. 2015, doi: [10.1109/TED.2015.2412960](https://doi.org/10.1109/TED.2015.2412960).
- [16] D. I. Suh, J. P. Kil, K. W. Kim, K. S. Kim, and W. Park, "A single magnetic tunnel junction representing the basic logic functions—NAND, NOR, and IMP," *IEEE Electron Device Lett.*, vol. 36, no. 4, pp. 402–404, Apr. 2015, doi: [10.1109/LED.2015.2406881](https://doi.org/10.1109/LED.2015.2406881).
- [17] Y. Zhang, X. Lin, J.-P. Adam, G. Agnus, W. Kang, W. Cai, J.-R. Coudeville, N. Isac, J. Yang, H. Yang, K. Cao, H. Cui, D. Zhang, Y. Zhang, C. Zhao, W. Zhao, and D. Ravelosona, "Heterogeneous memristive devices enabled by magnetic tunnel junction nanopillars surrounded by resistive silicon switches," *Adv. Electron. Mater.*, vol. 4, no. 3, p. 1700461, Mar. 2018, doi: [10.1002/aelm.201700461](https://doi.org/10.1002/aelm.201700461).
- [18] F. Miao, J. P. Strachan, J. J. Yang, M.-X. Zhang, I. Goldfarb, A. C. Torrezan, P. Eschbach, R. D. Kelley, G. Medeiros-Ribeiro, and R. S. Williams, "Anatomy of a nanoscale conduction channel reveals the mechanism of a high-performance memristor," *Adv. Mater.*, vol. 23, no. 47, pp. 5633–5640, Dec. 2011, doi: [10.1002/adma.201103379](https://doi.org/10.1002/adma.201103379).
- [19] U. Celano, L. Goux, R. Degraeve, A. Fantini, O. Richard, H. Bender, M. Jurczak, and W. Vandervorst, "Imaging the three-dimensional conductive channel in filamentary-based oxide resistive switching memory," *Nano Lett.*, vol. 15, no. 12, pp. 7970–7975, Nov. 2015, doi: [10.1021/acs.nanolett.5b03078](https://doi.org/10.1021/acs.nanolett.5b03078).
- [20] J. Yao, Z. Sun, L. Zhong, D. Natelson, and J. M. Tour, "Resistive switches and memories from silicon oxide," *Nano Lett.*, vol. 10, no. 10, pp. 4105–4110, Aug. 2010, doi: [10.1021/nl102255r](https://doi.org/10.1021/nl102255r).
- [21] U. Celano, L. Goux, A. Belmonte, K. Opsomer, A. Franquet, A. Schulze, C. Detavernier, O. Richard, H. Bender, M. Jurczak, and W. Vandervorst, "Three-dimensional observation of the conductive filament in nanoscaled resistive memory devices," *Nano Lett.*, vol. 14, no. 5, pp. 2401–2406, Apr. 2014, doi: [10.1021/nl500049g](https://doi.org/10.1021/nl500049g).
- [22] Q. Zhao, H. Wang, Z. Ni, J. Liu, Y. Zhen, X. Zhang, L. Jiang, R. Li, H. Dong, and W. Hu, "Organic ferroelectric-based 1T1T random access memory cell employing a common dielectric layer overcoming the half-selection problem," *Adv. Mater.*, vol. 29, no. 34, p. 1701907, Jul. 2017, doi: [10.1002/adma.201701907](https://doi.org/10.1002/adma.201701907).
- [23] S. Chhabra and Y. Solihin, "i-NVMM: A secure non-volatile main memory system with incremental encryption," in *Proc. 38th Annu. Int. Symp. Comput. Archit. (ISCA)*, San Jose, CA, USA, Jun. 2011, pp. 177–188, doi: [10.1145/2000064.2000086](https://doi.org/10.1145/2000064.2000086).
- [24] S. Swami, J. Rakshit, and K. Mohanram, "SECRET: Smartly encrypted energy efficient non-volatile memories," in *Proc. 53rd Annu. Design Autom. Conf.*, Austin, TX, USA, Jun. 2016, Art. no. 166, doi: [10.1145/2897937.2898087](https://doi.org/10.1145/2897937.2898087).
- [25] S.-E. Lee, Y. Takemura, and J.-G. Park, "Effect of double MgO tunneling barrier on thermal stability and TMR ratio for perpendicular MTJ spin-valve with tungsten layers," *Appl. Phys. Lett.*, vol. 109, no. 18, p. 182405, Nov. 2016, doi: [10.1063/1.4967172](https://doi.org/10.1063/1.4967172).